

# **EN0-001** Q&As

ARM Accredited engineer

## Pass ARM EN0-001 Exam with 100% Guarantee

Free Download Real Questions & Answers PDF and VCE file from:

https://www.passapply.com/en0-001.html

100% Passing Guarantee 100% Money Back Assurance

Following Questions and Answers are all new published by ARM
Official Exam Center

- Instant Download After Purchase
- 100% Money Back Guarantee
- 365 Days Free Update
- 800,000+ Satisfied Customers



### https://www.passapply.com/en0-001.html

2024 Latest passapply EN0-001 PDF and VCE dumps Download

#### **QUESTION 1**

What type of instruction is used for cache maintenance operations?

- A. Dedicated ARM instructions
- B. Dedicated Thumb instructions
- C. CP14 instructions
- D. CP15 instructions

Correct Answer: D

#### **QUESTION 2**

A function written in C has the prototype:

void my\_function(float a. double b, float c);

The function is built and linked into an application using hard floating-point linkage. What registers are

used to pass arguments to the function?

A. a->s0; b->d0; c->s1

B. a->s0; b->d1; c->s1

C. a->d0; b->d1; c->d2

D. a->s0; b->d1; c-> s2

Correct Answer: B

#### **QUESTION 3**

When using a Generic Interrupt Controller (GIC), how does code cause a software-generated interrupt?

- A. By executing an SGI instruction
- B. By writing to a register in the GIC
- C. By writing to the F bit in the CPSR
- D. By writing to the I bit in the CPSR

Correct Answer: B

## QUESTION 4



#### https://www.passapply.com/en0-001.html 2024 Latest passapply EN0-001 PDF and VCE dumps Download

In an operating system environment, most applications are executed in which processor mode?

- A. Supervisor
- B. IRQ
- C. System
- D. User

Correct Answer: D

#### **QUESTION 5**

Assuming a 4-core Cortex-A9 SMP system which does not use the Accelerator Coherency Port (ACP). and operates the L1 caches in writeback mode, in which of the following situations is a cache clean operation required?

- A. An external DMA engine modifies data in a region of data memory which is already cached by the processor
- B. An external agent needs to read data which has been modified by the processor in a cacheable memory region
- C. Debugger reads data from a shared, cacheable memory location
- D. One core modifies data in a shared cacheable memory region

Correct Answer: B

EN0-001 PDF Dumps

EN0-001 VCE Dumps

**EN0-001 Practice Test**